github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-27 12:40:28 +00:00
Code Issues Releases Wiki Activity
390 Commits 133 Branches 66 Tags
bfa1a65fa9de21f96419bb7d947a57d5e2d7f9e6
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00