github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-24 16:19:05 +00:00
Code Issues Releases Wiki Activity
6,345 Commits 120 Branches 64 Tags
bfc7164af7bf64cb2fe5d00e87bbfead841a4dc2
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
397dfccb30 Support for SystemVerilog interfaces as a port in the top level module + test case 2018-10-20 11:58:25 +02:00