github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-16 04:52:43 +00:00
Code Issues Releases Wiki Activity
13,000 Commits 125 Branches 64 Tags
bfd9cf63dbfefd161de2fc7d5c7fbbce21d5ee9b
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00