github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-11 10:54:38 +00:00
Code Issues Releases Wiki Activity
9,514 Commits 122 Branches 64 Tags
c10757a8ea5d6052d7a06690fb7411b5e4c7d772
Commit Graph

1 Commits

Author SHA1 Message Date
Udi Finkelstein
536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
 2018-10-25 02:37:56 +03:00