github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-29 05:16:49 +00:00
Code Issues Releases Wiki Activity
701 Commits 132 Branches 66 Tags
c36bac0e109b2a7192247cd3df9319f6f10a3e84
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00