github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-19 14:15:01 +00:00
Code Issues Releases Wiki Activity
6,446 Commits 128 Branches 64 Tags
c6d5b97b98e6edc395ee14ad60430f7ebc264f01
Commit Graph

1 Commits

Author SHA1 Message Date
Udi Finkelstein
536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
 2018-10-25 02:37:56 +03:00