github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-02 06:26:59 +00:00
Code Issues Releases Wiki Activity
15,287 Commits 134 Branches 66 Tags
c7a3abbcc4c09d4b6681f5b467dbe8cf62f6ebda
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00