github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-18 18:37:28 +00:00
Code Issues Releases Wiki Activity
10,323 Commits 132 Branches 66 Tags
c7cf9415f8ad2cde0eae5020ea498d82ad72f00a
Commit Graph

2 Commits

Author SHA1 Message Date
Marcin Kościelnicki
30854b9c7f xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*. 2020-02-07 01:00:29 +01:00
David Shah
6769d31ddb xilinx: Add support for UltraScale[+] BRAM mapping 
Signed-off-by: David Shah <dave@ds0.me>
 2019-10-23 11:47:37 +01:00