github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-23 15:53:37 +00:00
Code Issues Releases Wiki Activity
12,252 Commits 120 Branches 64 Tags
c855502bd5bf7d006f2758679a0f2491f90b6f90
Commit Graph

1 Commits

Author SHA1 Message Date
Udi Finkelstein
536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
 2018-10-25 02:37:56 +03:00