github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-26 22:57:54 +00:00
Code Issues Releases Wiki Activity
16,223 Commits 146 Branches 67 Tags
c9c53876b47c5fa187d53c8830cd3ee4671d2491
Commit Graph

1 Commits

Author SHA1 Message Date
Zachary Snow
c18ddbcd82 verilog: impose limit on maximum expression width 
Designs with unreasonably wide expressions would previously get stuck
allocating memory forever.
 2021-03-04 15:20:52 -05:00