github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-20 14:45:06 +00:00
Code Issues Releases Wiki Activity
1,466 Commits 121 Branches 64 Tags
cad98bcd89cd9747f3ea9e35eed8d9bbedd64d7a
Commit Graph

3 Commits

Author SHA1 Message Date
Clifford Wolf
1202f7aa4b Renamed "stdcells.v" to "techmap.v" 2014-07-31 02:32:00 +02:00
Clifford Wolf
d4a1b0af5b Added support for dlatchsr cells 2014-03-31 14:14:40 +02:00
Clifford Wolf
1afe6589df Renamed stdcells_sim.v to simcells.v and fixed blackbox.v 2013-11-24 20:44:00 +01:00