github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-13 19:54:09 +00:00
Code Issues Releases Wiki Activity
3,507 Commits 124 Branches 64 Tags
cb1d439d1069e20b8f28d9f3e08c69c1dbcae1c1
Commit Graph

3 Commits

Author SHA1 Message Date
Clifford Wolf
e9d73d2ee0 Indenting fixes in gowin sim cell lib 2016-11-08 18:54:00 +01:00
Clifford Wolf
3db2ac4e00 Added hex constant support to write_verilog 2016-11-03 12:13:23 +01:00
Clifford Wolf
cae5131bac Added initial version of "synth_gowin" 2016-11-01 11:31:13 +01:00