github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-13 03:34:00 +00:00
Code Issues Releases Wiki Activity
5,069 Commits 124 Branches 64 Tags
cd12f2ddcfbdbfbf147afc2c90ddc54ec1f74485
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00