github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-26 04:08:28 +00:00
Code Issues Releases Wiki Activity
10,231 Commits 132 Branches 66 Tags
cd8b2ed4e6f9447c94d801de7db7ae6ce0976d57
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00