github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-23 15:53:37 +00:00
Code Issues Releases Wiki Activity
12,823 Commits 120 Branches 64 Tags
cda470d63efd1ce7dcd3db11cdd37b28df7ba7c2
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00