github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-11 00:16:53 +00:00
Code Issues Releases Wiki Activity
14,225 Commits 131 Branches 66 Tags
ce6a7fe4fc9949787f768b8e743b38ae017fe0ea
Commit Graph

1 Commits

Author SHA1 Message Date
Udi Finkelstein
536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
 2018-10-25 02:37:56 +03:00