github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-21 15:07:30 +00:00
Code Issues Releases Wiki Activity
13,766 Commits 121 Branches 64 Tags
d97a243c22cd682e4e043bb50d45b4a7cde2ff15
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
91dd87e60b Improved scope resolution of local regs in Verilog+AST frontend 2014-08-05 12:15:53 +02:00