github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-12 19:27:12 +00:00
Code Issues Releases Wiki Activity
13,766 Commits 124 Branches 64 Tags
d97a243c22cd682e4e043bb50d45b4a7cde2ff15
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00