github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-20 11:06:45 +00:00
Code Issues Releases Wiki Activity
4,074 Commits 132 Branches 66 Tags
d9a438101298710b9dadd4e7a1cb0041e8ba4199
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00