github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-17 05:16:54 +00:00
Code Issues Releases Wiki Activity
16,481 Commits 126 Branches 64 Tags
e139970a38e90df201e8e2bb03676e615bbb73bb
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
91dd87e60b Improved scope resolution of local regs in Verilog+AST frontend 2014-08-05 12:15:53 +02:00