github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-24 08:13:43 +00:00
Code Issues Releases Wiki Activity
14,809 Commits 121 Branches 64 Tags
e44d1d404a2ff2e042c36300f986bd0fa0b8d643
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00