github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-22 23:47:15 +00:00
Code Issues Releases Wiki Activity
14,809 Commits 120 Branches 64 Tags
e44d1d404a2ff2e042c36300f986bd0fa0b8d643
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00