github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-13 10:38:20 +00:00
Code Issues Releases Wiki Activity
17,055 Commits 141 Branches 67 Tags
e69341cd5f088f3775777b42d6ea14248af5e71a
Commit Graph

1 Commits

Author SHA1 Message Date
Udi Finkelstein
536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
 2018-10-25 02:37:56 +03:00