github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-19 18:53:16 +00:00
Code Issues Releases Wiki Activity
10,762 Commits 132 Branches 66 Tags
e6b078d156f8690ab06d342da9be9af02cbcc3aa
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00