github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-28 21:09:08 +00:00
Code Issues Releases Wiki Activity
4,365 Commits 132 Branches 66 Tags
e9df9a466a79677633bbcd6b419f7ea8d8d3cf6d
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00