github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-21 15:07:30 +00:00
Code Issues Releases Wiki Activity
16,670 Commits 121 Branches 64 Tags
ec75c390c3a623e7338564f011c75c2fc4fbb69c
Commit Graph

2 Commits

Author SHA1 Message Date
Miodrag Milanovic
acb341745d Fix invalid verilog syntax 2020-03-14 14:33:44 +01:00
whitequark
9ef078848a gate2lut: new techlib, for converting Yosys gates to FPGA LUTs. 2018-12-05 17:13:27 +00:00