github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-23 15:53:37 +00:00
Code Issues Releases Wiki Activity
16,670 Commits 120 Branches 64 Tags
ec75c390c3a623e7338564f011c75c2fc4fbb69c
Commit Graph

1 Commits

Author SHA1 Message Date
Zachary Snow
c18ddbcd82 verilog: impose limit on maximum expression width 
Designs with unreasonably wide expressions would previously get stuck
allocating memory forever.
 2021-03-04 15:20:52 -05:00