github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-02 14:31:37 +00:00
Code Issues Releases Wiki Activity
4,232 Commits 134 Branches 66 Tags
ee8a7589e09efeb38cbc5ee6fd241758d6637fe2
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00