github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-04 07:10:19 +00:00
Code Issues Releases Wiki Activity
16,692 Commits 134 Branches 66 Tags
eee01fcf7d3aa261d3bbb61559e4dc5cc193a967
Commit Graph

1 Commits

Author SHA1 Message Date
Marcin Kościelnicki
7e0e42f907 xilinx: Add simulation model for DSP48 (Virtex 4). 2020-01-29 01:40:00 +01:00