github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-03-09 04:30:06 +00:00
Code Issues Releases Wiki Activity
16,690 Commits 119 Branches 65 Tags
ef536c4b1d4e8564a4f2d03332f2efc58d52d172
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00