github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-14 20:15:57 +00:00
Code Issues Releases Wiki Activity
6,246 Commits 124 Branches 64 Tags
f030be3f1c384f457b5700aef99d21c34258f64e
Commit Graph

3 Commits

Author SHA1 Message Date
Eddie Hung
efd04880db Add RAM32X1D support 2019-06-24 16:16:50 -07:00
Clifford Wolf
229825e1b8 Xilinx DRAMS: RAM64X1D, RAM128X1D 2015-04-09 13:37:07 +02:00
Clifford Wolf
b00cad81d7 Towards DRAM support in Xilinx flow 2015-04-09 08:17:14 +02:00