github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-15 12:36:00 +00:00
Code Issues Releases Wiki Activity
2,748 Commits 125 Branches 64 Tags
f103bfb9baddcd5ff16e610bc314c3de9eb3d526
Commit Graph

2 Commits

Author SHA1 Message Date
Clifford Wolf
229825e1b8 Xilinx DRAMS: RAM64X1D, RAM128X1D 2015-04-09 13:37:07 +02:00
Clifford Wolf
b00cad81d7 Towards DRAM support in Xilinx flow 2015-04-09 08:17:14 +02:00