github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-28 04:56:37 +00:00
Code Issues Releases Wiki Activity
692 Commits 131 Branches 66 Tags
f2ee57f79875e8c63d5da9aedd7c33fc847e6977
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00