github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-05 00:04:48 +00:00
Code Issues Releases Wiki Activity
483 Commits 119 Branches 64 Tags
f3345bd3b40a32aef80ae2920183c5f2fea02b21
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00