github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-28 12:59:00 +00:00
Code Issues Releases Wiki Activity
12,890 Commits 131 Branches 66 Tags
f44e8d01243a11242586df03fdfdac8a7e4294ec
Commit Graph

1 Commits

Author SHA1 Message Date
Zachary Snow
c18ddbcd82 verilog: impose limit on maximum expression width 
Designs with unreasonably wide expressions would previously get stuck
allocating memory forever.
 2021-03-04 15:20:52 -05:00