github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-27 12:40:28 +00:00
Code Issues Releases Wiki Activity
14,265 Commits 133 Branches 66 Tags
f7400a06cd2d819917ca6a5a7433e4ea4b64f78f
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
91dd87e60b Improved scope resolution of local regs in Verilog+AST frontend 2014-08-05 12:15:53 +02:00