github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-30 05:36:39 +00:00
Code Issues Releases Wiki Activity
1,257 Commits 133 Branches 66 Tags
fd4cbe627527561fb08bc77467f2b6a250d5dc4d
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00