github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-02 23:21:07 +00:00
Code Issues Releases Wiki Activity
13,803 Commits 119 Branches 63 Tags
docs-previewtest
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00