github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-01 06:00:26 +00:00
Code Issues Releases Wiki Activity
Files
0124512f28e8bbd2c1865eac0ec00f955e2bf72a
YosysHQ.yosys/techlibs/intel/cycloneive/cells_sim.v
Larry Doolittle 50bcd9a728 Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00

9.6 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink