github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-03 14:50:26 +00:00
Code Issues Releases Wiki Activity
Files
059228dd4e11b151df2ccb11d4e48e07abf33e8e
YosysHQ.yosys/frontends/verilog/verilog_parser.y
KrystalDelusion 82888580ac Merge pull request #5152 from garytwong/unique-if 
verilog: implement SystemVerilog unique/unique0/priority if semantics.
2025-06-13 09:56:53 +12:00

102 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink