github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-30 13:46:39 +00:00
Code Issues Releases Wiki Activity
Files
059228dd4e11b151df2ccb11d4e48e07abf33e8e
YosysHQ.yosys/techlibs/common/simlib.v
Scott Ashcroft 04bbd4e7e2 Make all vector-size related integer params in $print sim model signed 
This fixes iverilog crashes on 32-bit, similar to 95944eb for $mem.
2025-03-25 13:08:49 +00:00

76 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink