github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-25 06:31:47 +00:00
Code Issues Releases Wiki Activity
Files
0cd67ce473f082c25f5ab2c37dfe59cd93016ab9
YosysHQ.yosys/tests/arch/common
History
Krystine Sherwin 0cd67ce473 quicklogic: Initial blockram tests 
Use python script to generate tests for both SDP and TDP across multiple sizes of RAM.
Adds sync_ram_sdp_(wwr|wrr) to common blockram.v for double width write and double width read respectively.
2023-11-30 17:33:13 +01:00
..
memory_attributes
Fixing compiler warning/issues. Moving test script to the correct place
2019-12-16 10:23:45 -06:00
add_sub.v
Unify verilog style
2019-10-18 12:50:24 +02:00
adffs.v
Allow initial blocks to be disabled during tests
2021-11-13 21:53:25 +01:00
blockram.v
quicklogic: Initial blockram tests
2023-11-30 17:33:13 +01:00
blockrom.v
ecp5: add support for both 1364.1 and LSE RAM/ROM attributes.
2020-02-06 16:52:51 +00:00
counter.v
Fix files with CRLF line endings
2021-06-09 12:16:33 +02:00
dffs.v
Allow initial blocks to be disabled during tests
2021-11-13 21:53:25 +01:00
fsm.v
Fix files with CRLF line endings
2021-06-09 12:16:33 +02:00
latches.v
Unify verilog style
2019-10-18 12:50:24 +02:00
logic.v
Unify verilog style
2019-10-18 12:50:24 +02:00
lutram.v
Rename memory tests to lutram, add more xilinx tests
2019-12-12 17:44:37 -08:00
mul.v
intel_alm: Add multiply signedness to cells
2020-08-26 22:50:16 +02:00
mux.v
Unify verilog style
2019-10-18 12:50:24 +02:00
shifter.v
Allow initial blocks to be disabled during tests
2021-11-13 21:53:25 +01:00
tribuf.v
Unify verilog style
2019-10-18 12:50:24 +02:00