This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-05-05 23:55:43 +00:00
Code
Issues
Releases
Wiki
Activity
Files
1158bbf7dbd4d6c6efea1622ff72592d13b2f607
YosysHQ.yosys
/
techlibs
/
ice40
/
cells_sim.v
Eddie Hung
a323881e15
xilinx/ecp5/ice40: add (* abc9_flop *) to bypass-able cells
2020-05-14 10:33:56 -07:00
151 KiB
Raw
Blame
History
View Raw
Reference in New Issue
View Git Blame
Copy Permalink