Adam Izraelevitz 794cec0016 More progress on Firrtl backend. ...

Chisel -> Firrtl -> Verilog -> Firrtl -> Verilog is successful for a
simple rocket-chip design.

2017-02-13 11:17:53 -08:00

1.8 KiB

Raw Blame History

View Raw