github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-21 18:25:32 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/frontends
History
N. Engelhardt 2c847e7efe
Merge pull request #1778 from rswarbrick/sv-defines 
Add support for SystemVerilog-style `define to Verilog frontend
2020-03-30 13:51:12 +02:00
..
aiger
Fix NDEBUG warnings
2020-03-19 08:48:39 -07:00
ast
Merge pull request #1607 from whitequark/simplify-simplify-meminit
2020-03-27 17:28:26 +01:00
blif
Fix parsing of .cname BLIF statements
2019-10-16 09:06:57 +02:00
ilang
read_ilang: do bounds checking on bit indices
2019-11-27 22:24:39 +01:00
json
Update JSON front-end to process new attr/param encoding
2019-08-01 12:48:22 +02:00
liberty
stoi -> atoi
2019-08-07 11:09:17 -07:00
rpc
Fix compilation for emcc
2020-03-11 22:09:24 +08:00
verific
Merge pull request #1667 from YosysHQ/clifford/verificnand
2020-01-30 19:55:53 +01:00
verilog
Add support for SystemVerilog-style `define to Verilog frontend
2020-03-27 16:08:26 +00:00