1
0
mirror of synced 2026-02-01 14:42:19 +00:00
Files
YosysHQ.yosys/tests/arch/xilinx
Marcelina Kościelnicka d3b6b7fe98 xilinx: Fix attributes_test.ys
This test pretty much passes by accident — the `prep` command runs
memory_collect without memory_dff first, which prevents merging read
register into the memory, and thus blocks block RAM inference for a
reason completely unrelated to the attribute.

The attribute setting didn't actually work because it was set on the
containing module instead of the actual memory.
2020-10-24 23:52:37 +02:00
..
2019-12-28 16:22:24 +01:00
2019-12-28 16:22:24 +01:00
2019-12-28 16:22:24 +01:00
2020-02-27 10:17:29 -08:00
2019-12-27 16:44:57 -08:00
2020-01-01 16:24:30 +01:00
2020-01-10 14:48:01 +01:00
2019-12-28 16:43:19 +01:00
2019-12-28 16:22:24 +01:00
2020-07-30 22:26:09 +02:00
2019-12-28 16:22:24 +01:00
2019-12-28 16:43:19 +01:00
2019-12-28 16:43:19 +01:00
2020-07-12 23:41:27 +02:00
2020-02-03 14:57:17 +01:00
2019-12-28 16:22:24 +01:00
2019-12-21 20:23:23 +01:00
2020-05-25 10:07:58 -07:00