YosysHQ.yosys/techlibs at 3b405d985e789ecf0082f724d2d62d3752e4b60c - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-01-22 10:41:43 +00:00

History

N. Engelhardt 3b405d985e Call memory_dff before DSP mapping to reserve registers (fixes #1447 )

2019-10-17 21:33:54 +02:00

..

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

make note that it is for latch mode

2019-09-18 17:48:16 +02:00

Missing (* mul2dsp *) for sliceB

2019-09-27 14:21:47 -07:00

Fix spacing

2019-08-06 16:47:55 -07:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

ecp5: Add ECLKBRIDGECS blackbox

2019-10-11 14:50:33 +01:00

better handling of lut and begin/end add

2019-09-18 17:45:07 +02:00

Fix formatting for msys2 mingw build using GetSize

2019-08-01 17:27:34 +02:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

Call memory_dff before DSP mapping to reserve registers (fixes #1447 )

2019-10-17 21:33:54 +02:00

techlibs/intel: Clean up Makefile

2019-08-05 11:22:11 -07:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

Call memory_dff before DSP mapping to reserve registers (fixes #1447 )

2019-10-17 21:33:54 +02:00

.gitignore

…