github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-25 03:46:21 +00:00
Code Issues Releases Wiki Activity
Files
3be7784d0e06f75d5e35eb356b726b559f647f13
YosysHQ.yosys/frontends/ast/simplify.cc
Claire Wolf b597f85b13 Merge pull request #1718 from boqwxp/precise_locations 
Closes #1717. Add more precise Verilog source location information to AST and RTLIL nodes.
2020-03-03 08:38:32 -08:00

148 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink