1
0
mirror of synced 2026-04-26 20:28:22 +00:00
Files
YosysHQ.yosys/tests/ecp5/tribuf.v
2019-10-04 09:53:54 +02:00

9 lines
108 B
Verilog

module tristate (en, i, o);
input en;
input i;
output o;
assign o = en ? i : 1'bz;
endmodule