github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-15 17:50:00 +00:00
Code Issues Releases Wiki Activity
Files
3c41599ee1f62e4d77ba630fa1a245ef3fe236fa
YosysHQ.yosys/tests/ecp5
History
Miodrag Milanovic 3c41599ee1 Add async2sync
2019-10-18 11:00:27 +02:00
..
.gitignore
Add tests for ECP5 architecture
2019-09-03 11:53:37 +03:00
add_sub.v
Add tests for ECP5 architecture
2019-09-03 11:53:37 +03:00
add_sub.ys
hierarchy - proc reorder
2019-10-18 09:04:02 +02:00
adffs.v
Check flops one by one
2019-10-04 08:42:29 +02:00
adffs.ys
Add async2sync
2019-10-18 11:00:27 +02:00
counter.v
Add tests for ECP5 architecture
2019-09-03 11:53:37 +03:00
counter.ys
Fix ecp5 tests
2019-09-04 12:15:52 +03:00
dffs.v
Check flops one by one
2019-10-04 08:42:29 +02:00
dffs.ys
hierarchy - proc reorder
2019-10-18 09:04:02 +02:00
dpram.v
Add tests for ECP5 architecture
2019-09-03 11:53:37 +03:00
dpram.ys
Add comment to dpram test about related issue.
2019-09-18 12:16:04 +03:00
fsm.v
Removed top module where not needed
2019-10-04 09:53:54 +02:00
fsm.ys
Removed top module where not needed
2019-10-04 09:53:54 +02:00
latches.v
Check latches type one by one
2019-10-04 10:31:51 +02:00
latches.ys
hierarchy - proc reorder
2019-10-18 09:04:02 +02:00
logic.v
Add tests for ECP5 architecture
2019-09-03 11:53:37 +03:00
logic.ys
hierarchy - proc reorder
2019-10-18 09:04:02 +02:00
macc.v
Add tests for ECP5 architecture
2019-09-03 11:53:37 +03:00
macc.ys
hierarchy - proc reorder
2019-10-18 09:04:02 +02:00
memory.v
Add tests for ECP5 architecture
2019-09-03 11:53:37 +03:00
memory.ys
Fix ecp5 tests
2019-09-04 12:15:52 +03:00
mul.v
Add tests for ECP5 architecture
2019-09-03 11:53:37 +03:00
mul.ys
hierarchy - proc reorder
2019-10-18 09:04:02 +02:00
mux.v
Test muxes synth one by one
2019-10-04 08:52:54 +02:00
mux.ys
hierarchy - proc reorder
2019-10-18 09:04:02 +02:00
rom.v
Add tests for ECP5 architecture
2019-09-03 11:53:37 +03:00
rom.ys
hierarchy - proc reorder
2019-10-18 09:04:02 +02:00
run-test.sh
Move $x to end as per 7f0eec8
2019-09-30 15:15:14 -07:00
shifter.v
Cleaned verilog code from not used defines
2019-10-04 08:45:58 +02:00
shifter.ys
Remove stat command form shifter.ys test
2019-09-04 14:57:45 +03:00
tribuf.v
Removed top module where not needed
2019-10-04 09:53:54 +02:00
tribuf.ys
Removed top module where not needed
2019-10-04 09:53:54 +02:00